

- 4 -

**R E M A R K S**

Claims 1-6 are presented for examination.

By this amendment, the translation of the original PCT Application has been amended to correct grammatical errors and to provide headings. These corrections are in the Substitute Specification, which contains no new matter, and the changes are shown in the marked-up version attached as an appendix. In addition, a new Abstract has been submitted and is attached herewith, with the changes in the Abstract being shown in the marked-up version attached as the appendix. Finally, claims 1-6 have been amended to remove the reference numerals and to place them in form for examination in the United States Patent Office. These amendments are shown in the appendix, with insertions being underlined and with portions being removed in brackets. It is submitted that the amendments to claims 1-6 do not change the indication of allowable subject matter set forth in the Preliminary Examination Report dated August 21, 2001.

15

Respectfully submitted,

  
\_\_\_\_\_  
James D. Hobart (Reg. No. 24,149)  
SCHIFF HARDIN & WAITE  
Patent Department  
6600 Sears Tower  
233 South Wacker Drive  
Chicago, Illinois 60606  
Telephone: (312) 258-5781  
Customer Number 26574

20

25 DATED: November 15, 2001

1/2

FIG 1




FIG 2








FIG 3



2/2

**FIG 4****FIG 5****FIG 6**

GR 99 P 1876  
Foreign

- 1 -

## Appendix

### Description Title

with

Substrate having at least two metallized polymer studs  
for soldered connections to wiring

### 5 BACKGROUND OF THE INVENTION

Integrated circuits are having ever greater numbers of connections, and are at the same time being ~~ever~~ further miniaturized. The difficulties expected with this increase in miniaturisation with the application 10 of solder paste and component placement are intended to be overcome by new package forms ~~x~~ with <sup>other</sup> single-chip modules, few-chip modules or multi-chip modules <sup>preferably</sup> in a ball grid array package being preferred, in particular, ~~(See German periodical 'vde'~~ <sup>in this case</sup> ~~productronic~~ <sup>vde</sup>, 1994, pages 54, 55).

15 These modules are based on a plated-through substrate, on which contact is made with the chips, for example, via contact-making wires or by means of flipchip mounting. On the lower face of the substrate, there is a ball grid array (BGA), which is frequently also 20 referred to as a solder grid array or solder bump array. Ball grid arrays have solder studs arranged over the entire area of the lower face of the substrate, and these <sup>studs</sup> allow surface mounting on printed circuit boards or assemblies. The arrangement of the solder studs over 25 the entire area allows <sup>a</sup> large number of connections to be provided in a coarse grid of, for example, 1.27 mm.

The use of what is referred to as MID technology <sup>wherein</sup> ~~MID =~~ <sup>means</sup> Molded Interconnection Devices, allows injection-molded 30 parts with integrated conductor runs to be used rather than conventional printed circuits. High-quality thermoplastics which are suitable for injection molding of three-dimensional substrates are used as the basis for this technology. Thermoplastics such as these are 35 characterized in comparison to conventional substrate materials for printed circuits by having better mechanical, chemical, electrical and environmental characteristics. In one specific direction of MID

**MARKED-UP  
VERSION**

technology, referred to as SIL technology, <sup>wherein</sup> SIL is ~~the~~ a German <sup>language</sup> abbreviation for "injection-molded parts with integrated conductor runs", a metal layer applied to the injection-molded parts is structured without any necessity for the otherwise normal mask technique by means of a

**MARKED-UP  
VERSION**

special laser structuring process. In this case, a number of mechanical and electrical functions can be integrated in the three-dimensional injection-molded parts with a structured metallization. The package support functions are carried out at the same time by guides and snap-action connections, while the metallization layer is used for electromagnetic shielding in addition to the wiring and connection function, and ensures good heat dissipation.

Appropriate plated-through holes are produced during the injection-molding process itself in order to provide electrically conductive cross-connections between two wiring systems on mutually opposite surfaces of the injection-molded parts. The inner walls of these plated-through holes are then likewise coated with a metal layer, during the metallization of the injection-molded parts. Further details relating to the production of three-dimensional injection-molded parts with integrated conductor runs can be found, for example, in DE-A-37 32 249 or in EP-A-0 361 192.

A single-chip module is known from WO-A-89/00346, in which the injection-molded, three-dimensional substrate is composed of an electrically insulating polymer and, on its lower face, has studs which are formed at the same time during the injection-molding process and which can also be arranged over the entire surface, if required. An IC chip is arranged on the upper face of this substrate, and its connections are connected via fine bonding wires to interconnects formed on the upper face of the substrate. These interconnects are themselves connected via plated-through holes to associated external connections formed on the studs.

What is referred to as a polymer stud grid array (PSGA) is known from WO-A-96/09646, and this combines the advantages of a ball grid array (BGA) with the advantages of MID technology. The use of the expression

**MARKED-UP  
VERSION**

polymer stud grid array (PSGA) for the new type is based on the expression ball grid array (BGA), with the expression "polymer stud" being intended to indicate polymer studs that are formed at the same time as the 5 injection molding of the substrate. The

**MARKED-UP  
VERSION**

- new type, which is suitable for <sup>the</sup> single-chip, few-chip or multi-chip modules, has
- an injection-molded, three-dimensional substrate composed of an electrically insulating polymer;
  - 5 - polymer studs which are arranged over the entire area and are formed at the same time during the injection-molding process; on the lower face of the substrate,
  - external connections formed on the polymer studs by means of a detachable end surface;
  - 10 - conductor runs which are formed at least on the lower face of the substrate and connect the external connections to the internal connections, and
  - 15 - at least one chip which is arranged on the substrate and whose connections are electrically conductively connected to the internal connections.
- 20 In addition to the simple and cost-effective production of the polymer studs during the injection-molding process for the substrate, the external connections on the polymer studs can also be produced with minimal effort, together with the normal production of the 25 conductor runs as for MID technology or SIL technology. The fine laser structuring, which is preferred for SIL technology, allows the large numbers of connections to be provided on the polymer studs, in a fine grid.
- 30 Another preferable factor is that the thermal expansion of the polymer studs corresponds to the thermal expansions of the substrate and of the wiring that holds the module. This results in highly reliable soldered connections even when temperature fluctuations 35 occur frequently.

It is also known, from US-A-5 477 087, for the elastic characteristics and the temperature response of <sup>the</sup> polymer

**MARKED-UP  
VERSION**

studs to be utilized for making contact with electronic components, such as semiconductors. To this end, a metal barrier layer is first of all in each case applied to the aluminum electrodes of the electronic components, ~~with the~~

5

**MARKED-UP  
VERSION**

- and polymer studs <sup>are</sup> then being formed on these metal layers. The completely formed polymer studs are then coated with a layer of a metal which has a low melting point.
- 5 If polymer stud grid arrays or other components with metallized polymer studs are connected to wiring systems such as printed circuit boards, for example, by means of reflow soldering, then there is a risk of the molten solder being drawn upward along the  
10 metallization on the polymer studs. This phenomenon, which occurs with about 75% of <sup>the</sup> polymer studs, then, however, itself leads to nonreproducible solder layer thicknesses under the polymer studs and, possibly, to short circuits, to adjacent interconnects.

15 *Summary of the Invention*

The invention ~~specified in claim 1~~ is based on the problem of ensuring reproducible solder layer thicknesses under the polymer studs in the case of a substrate having polymer studs for soldered connections  
20 to a wiring system.

*forms a step or steps which*

The invention is based on the knowledge that a polymer stud geometry having at least one projection makes it possible to prevent the ~~molten~~ solder from being  
25 drawn upward ~~by means of the step or steps formed in this way~~. This results in reproducible solder layer thicknesses under the polymer studs which, for their part, ensure highly reliable soldered connections. The risk of short circuits <sup>which are</sup> caused by solder being drawn  
30 upward can likewise be prevented.

Advantageous refinements of the invention are specified in the dependent claims.

35 *of the stud is for the projections to be a continuous, cylindrical project,*  
~~The refinement as claimed in claim 2, is particularly suitable for production of substrates with integral polymer studs by means of injection molding. In this~~

**MARKED-UP  
VERSION**

GR 99 P 1876

Foreign

*cylindrical - 4a -*  
*300 μm and a height of between 25 μm and 100 μm.*  
*case, the dimensions of a projection of a diameter between 100 μm and*  
*cylindrical projections*

**MARKED-UP  
VERSION**

in polymer stud grid arrays have led to particularly reliable soldered connections.

Inset A  
from page  
5u

The variants for the geometry of the polymer studs specified in claims 4, 5 and 6 likewise prevent the solder from being drawn upward, by means of the steps. This results in the capability to match the geometry of the polymer studs to particular applications.

- 10 Exemplary embodiments of the invention are described in more detail in the following text and are illustrated in the drawing, in which:

*Brief Description of the Drawings*

Figure 1 shows a section, illustrated in cutaway form, through a substrate having integrally formed, stepped polymer studs,

20 Figure 2 shows a polymer stud on the substrate shown in Figure 1, with metallization applied to it and with a conductor run leading away from the polymer stud,

25 Figure 3 shows a soldered connection of the polymer stud illustrated in Figure 2 to a wiring system,

30 Figure 4 shows a first variant with a polymer stud having two studs,

35 Figure 5 shows a second variant for the polymer studs, with a number of projections arranged on one step, and

Figure 6 shows a third variant for the polymer studs, with an annular projection.

*Description of the preferred embodiments*

Figure 1 shows a section through a substrate S, on whose lower face U polymer studs PS, which are also

**MARKED-UP  
VERSION**

formed during the injection molding of the substrate,  
are arranged in order to form a

Inset  
P

, which include ~~two projections to form two steps,~~  
<sup>a projection with a second projection extending</sup>  
therefore  
a number of projections, and an anomalous projection  
on the stop, also prevent

**MARKED-UP  
VERSION**

polymer stud grid array. As can be seen, the slightly conical polymer studs PS are each provided at their lower end with cylindrical projections E. The diameters of the cylindrical projections E are of such a size 5 that an annular step ST is in each case formed as the transition to the rest of the polymer stud PS. In the illustrated exemplary embodiment, a polymer stud PS has a diameter D of 400  $\mu\text{m}$  in its base region, while the height H, as the distance between the lower face U of 10 the substrate S and the step ST, is 400  $\mu\text{m}$ . The diameter d of the cylindrical projection E is 160  $\mu\text{m}$ , while the height h of the cylindrical projection E is 50  $\mu\text{m}$ .

15 Figure 2 shows a polymer stud PS as shown in Figure 1 after <sup>a</sup> very-fine laser structuring of a metal layer which is applied to the entire surface of the substrate S. As can be seen, the polymer stud PS, including the cylindrical projection E, is provided with a 20 metallization <sup>M13</sup> ~~M1~~, and a conductor run LZ leads away from the polymer stud PS on the lower face U of the substrate S.

Figure 3 shows the soldered connection of the polymer 25 stud PS, illustrated in Figure 2, to a wiring system V which, in the illustrated exemplary embodiment, is in the form of a printed circuit board LP with connecting pads AP arranged on the upper face. This clearly shows that all the solder L remains in the area between the 30 step ST and the connecting pad AP during reflow soldering, and is not drawn up ~~as far as~~ <sup>along the sides of the stud</sup> the conductor runs LZ ~~at the sides~~, as in the case of polymer studs without a step. The geometry of the stepped polymer studs PS thus ensures reproducible layer thicknesses 35 for the solder L.

In the first variant illustrated in Figure 4, <sup>a</sup> the polymer studs <sup>PS1</sup> ~~which are~~ integrally formed on a

**MARKED-UP  
VERSION**

GR 99 P 1876  
Foreign

- 6a -

substrate S1, ~~are annotated PS/~~ A double step on the polymer studs PS1 results in an annular projection E1 and a cylindrical

**MARKED-UP  
VERSION**

This compound arrangement of two projections E1 and E10 forms annular steps. The associated annular steps are annotated ST1 and ST10 respectively.

In the second variant, which is illustrated in Figure 5, the polymer studs <sup>PS2</sup> which are integrally formed on a substrate S2. ~~are annotated PS2~~. A total of four cylindrical projections E2, which are arranged spaced apart from one another, are provided on a step ST2 in the form of a platform.

10 In the third variant, which is illustrated in Figure 6, the polymer studs <sup>PS3</sup> which are integrally formed on a substrate S3 ~~are annotated PS3~~. An annular projection E3 is in this case located on a step ST3, which is 15 likewise in the form of a platform.

Apart from the slightly truncated conical polymer studs illustrated in Figures 1 to 6, polymer studs or projections with other cross-sectional shapes may also 20 be used. However, the formation of at least one step which prevents the solder from being drawn up at the sides during reflow soldering is also of critical importance here.

**MARKED-UP  
VERSION**

Patent Claims

F Claim

(amended)

1. A substrate [S; S1; S2; S3] having at least two metallized polymer studs [PS; PS1; PS2; PS3] for soldered connections to wiring [V] and having conductor runs [LZ] which lead away from the polymer studs [PS; PS1; PS2; PS3] on [the] lower face [U] of the substrate, [S; S1; S2; S3], with [the] polymer studs [PS; PS1; PS2; PS3] having at least one step [ST; ST1, ST10; ST2; ST3] in order to form at least one projection [E; E1; E10; E2; E3].

(amended)

2. The substrate, [S] as claimed in [claim 1], characterized by [a cylindrical projection [E] which is arranged concentrically with respect to the polymer stud [PS]].

(amended)

3. The substrate [S] as claimed in [claim 2], characterized in that [the cylindrical projection [E] has a diameter [d] of between 100  $\mu\text{m}$  and 300  $\mu\text{m}$ , and a height [h] of between 25  $\mu\text{m}$  and 250  $\mu\text{m}$ .]

(amended)

4. The substrate [S1] as claimed in [claim 1], characterized in that [polymer studs [PS1] are provided, having] two projections [E1; E10] and two steps [ST1; ST10].

(amended)

5. The substrate [S2] as claimed in [claim 1], characterized in that [polymer studs [PS2] are provided, having] a number of projections [E2] arranged at a distance from one another on [a] step [ST2].

(amended)

6. The substrate [S3] as claimed in [claim 1], characterized in that [polymer studs [PS3] are provided, having] annular [projections] (E3) [arranged on [a] step [ST3]].

**MARKED-UP  
VERSION**

Abstract of the disclosure

~~Substrate having at least two metallized polymer studs for soldered connections to wiring~~

A substrate ~~not~~ having at least two metallized polymer studs ~~(D)~~, in particular a polymer stud grid array, is designed <sup>so</sup> such that the polymer studs ~~(D)~~ have at least one step ~~(S)~~ and at least one projection ~~(P)~~. This geometry of the solder studs ~~(D)~~ ensures reliable soldered connections to <sup>a</sup>wiring ~~(W)~~ and ~~a~~ reproducible layer thicknesses of the solder ~~(D)~~.

~~Figure 3~~

**MARKED-UP  
VERSION**